Title: Parity check matrix, method for generating parity check matrix, encoding method and error correction apparatus
Application Number: 200610162962 Application Date: 2006.11.29
Publication Number: 1983822 Publication Date: 2007.06.20
Approval Pub. Date: Granted Pub. Date:
International Classifi-cation: H03M13/00;H03M13/11;H03M13/15;H04L1/00
Applicant(s) Name: Samsung Electronics Co., Ltd. Address:
Inventor(s) Name: Hwang Sung Hee;Kim Hyun Jung;Hong Jin Seok
Attorney & Agent: guohong xi anyu hong
Abstract:
    A parity check matrix making it possible to encode LDPLs through decoding, a method of generating a parity check matrix, an encoding method and an error correction apparatus are provided including defining an M*N parity check matrix H=[Hm|Hp], and generating an M*M matrix as a sub-matrix Hp wherein all row vectors are linearly independent, a set A of all of the row vectors is a union set of non-empty subsets A1, A2, ..., Ak (1
Time: 18
<- Previous Patent:Integrated circuit tester   |  Next Patent:Time-interleaved AD converter ->