Title: PLL frequency generator
Application Number: 200610169013 Application Date: 2006.12.15
Publication Number: 1983820 Publication Date: 2007.06.20
Approval Pub. Date: Granted Pub. Date:
International Classifi-cation: H03L7/197;H03L7/081;H04B1/40
Applicant(s) Name: ATMEL Germany GmbH Address:
Inventor(s) Name: Beyer Sascha;Jaehne Ralf
Attorney & Agent: zengli
Abstract:
    The invention relates to a PLL frequency generator for generating an output signal with a settable target frequency, comprising a) a voltage-controlled oscillator for generating the output signal, b) a switchable frequency divider, which is connected to the voltage-controlled oscillator and is designed to derive from the output signal a frequency-divided signal whose instantaneous frequency depends on a value of an adjustable divisor, c) a switchable delay unit, which is connected to the frequency divider and is designed to generate a delayed signal in that the frequency-divided signal is delayed by delay times that depend on a control word, and d) a controller connected to the switchable delay unit controller and designed to determine the control words. According to the invention, the controller has a sigma-delta modulator and is designed to determine the control words depending on at least one signal provided by the sigma-delta modulator.
Time: 15
<- Previous Patent:PLL frequency generator   |  Next Patent:Frequency tuning method for phase... ->