| Title: | Clock generation circuit and method of generating clock signals | ||
| Application Number: | 200610163567 | Application Date: | 2006.10.26 |
| Publication Number: | 1956329 | Publication Date: | 2007.05.02 |
| Approval Pub. Date: | Granted Pub. Date: | ||
| International Classifi-cation: | H03K3/01;H03K3/011;H03K3/012;H03K3/027;H03L7/08;G06F1/04 | ||
| Applicant(s) Name: | Samsung Electronics Co., Ltd. | Address: | |
| Inventor(s) Name: | Kim Kyu-hyoun | ||
| Attorney & Agent: | luxiao zhang lixiao shu | ||
|
|
|
||
Abstract: |
|||
| Clock generation circuit and method of generating clock signals are disclosed. The clock generation circuit includes an inverter directly receiving an external clock signal and outputting an inverted external clock signal, M (where M is an integer | |||
|
|
|||
| Time: | 29 | ||
<- Previous Patent:Duty cycle correction circuit, cl...
| Next Patent:Power supply voltage control appa... ->
|
|||