| Title: | Apparatus and method for clock data recovery with low lock frequency | ||
| Application Number: | 200610109198 | Application Date: | 2006.08.09 |
| Publication Number: | 1913359 | Publication Date: | 2007.02.14 |
| Approval Pub. Date: | Granted Pub. Date: | ||
| International Classifi-cation: | H03L7/08;H03L7/091 | ||
| Applicant(s) Name: | Samsung Electronics Co., Ltd. | Address: | |
| Inventor(s) Name: | Hu Wei | ||
| Attorney & Agent: | shao yali shi xinhong | ||
|
|
|
||
Abstract: |
|||
| For clock and data recovery (CDR), a clock processor generates sampling clock signals from original phase-shifted clock signals each having a frequency that 1/8 of a frequency of an input data signal. The sampling clock signals are used to sample the input data signal for generating error signals and reference signals that determine a voltage control signal that indicates a clock frequency of the original clock signals generated by a voltage controlled oscillator (VCO). | |||
|
|
|||
| Time: | 16 | ||
<- Previous Patent:Clock pulse generating circuit
| Next Patent:Wide range and dynamically reconf... ->
|
|||