Title: CMOS level shift trigger of conditional discharge and differential I/O
Application Number: 200610114286 Application Date: 2006.11.03
Publication Number: 1953327 Publication Date: 2007.04.25
Approval Pub. Date: Granted Pub. Date:
International Classifi-cation: H03K3/012;H03K3/356
Applicant(s) Name: Tsinghua University Address:
Inventor(s) Name: Lin Saihua;Yang Huazhong;Qiao Fei;Wang Hui
Attorney & Agent:
Abstract:
    The invention relates to a CMOS voltage convert trigger. Wherein, it is characterized in that it comprises discharge/charge circuit, condition switch, clock window circuit, charging circuit of differential input and forming circuit of clock impulse; two symmetry condition switches control the cross discharge/charge circuit; two symmetry holding circuits hold the states of relative internal nodes; the clock window circuit allows the circuit to open trigger at the instant of ascending clock, and close trigger when the clock signal is high, to avoid error turnover caused in changed input signal in the stable period; and since it uses condition switch, it can eliminate internal abundant turnover, to reduce power consumption and realize the conversation from low to high voltage.
Time: 10
<- Previous Patent:Semiconductor device   |  Next Patent:CMOS symmetrical output SR flip-l... ->