| Title: | CMOS symmetrical output D flip-latch with self-correction function | ||
| Application Number: | 200610114285 | Application Date: | 2006.11.03 |
| Publication Number: | 1953326 | Publication Date: | 2007.04.25 |
| Approval Pub. Date: | Granted Pub. Date: | ||
| International Classifi-cation: | H03K3/012;H03K3/356 | ||
| Applicant(s) Name: | Tsinghua University | Address: | |
| Inventor(s) Name: | Lin Saihua;Yang Huazhong;Wang Hui | ||
| Attorney & Agent: | |||
|
|
|
||
Abstract: |
|||
| The invention relates to a symmetry output register, which is characterized in that the discharge or charge branch with changed state has only two transistors; since the CLK and D signals have one in stable state when another one turnovers, therefore, it has only one transistor in control state when state changes, to accelerate the turnover speed, with better symmetry. Since it has abundant circuit, when two circuits in hold states, it can automatically recover the soft error caused by radios. | |||
|
|
|||
| Time: | 5 | ||
<- Previous Patent:CMOS symmetrical output SR flip-l...
| Next Patent:CMOS level shift semi-dynamic tri... ->
|
|||