| Title: | Interface idle pin processing method and interface device using same | ||
| Application Number: | 200610135639 | Application Date: | 2006.10.18 |
| Publication Number: | 1953331 | Publication Date: | 2007.04.25 |
| Approval Pub. Date: | Granted Pub. Date: | ||
| International Classifi-cation: | H03K19/0175;G09G3/36;G09G3/20;G09G5/00;G02F1/133 | ||
| Applicant(s) Name: | NEC LCD Technologies Ltd. | Address: | |
| Inventor(s) Name: | Koda Jun | ||
| Attorney & Agent: | lujin hua | ||
|
|
|
||
Abstract: |
|||
| An interface device is provided which is capable of eliminating the need for mounting an external resistor and of reducing manufacturing costs for the interface device. An internal resistor and a PMOS (p-channel Metal Oxide semiconductor) switch are serially connected between a non-inverted input terminal of an LVDS (Low Voltage Differential Signaling) receiver of a D channel out of LVDS signal channels. An NMOS (n-channel MOS) switch and an internal resistor are serially connected between an inverted input terminal of the LVDS receiver and a ground (GND). To a gate input terminal of the PMOS switch is connected an terminal for an idle terminal setting input terminal while an inverter is connected to an gate input terminal of the NMOS switch. | |||
|
|
|||
| Time: | 10 | ||
<- Previous Patent:Semiconductor memory chip with on...
| Next Patent:Calibration circuit and semicondu... ->
|
|||