Title: Mixer circuit
Application Number: 200480035172 Application Date: 2004.11.15
Publication Number: 1886890 Publication Date: 2006.12.27
Approval Pub. Date: Granted Pub. Date:
International Classifi-cation: H03D7/00,H03D7/14
Applicant(s) Name: Matsushita Electric Ind Co., Ltd. Address:
Inventor(s) Name: Hijikata Katsumasa
Attorney & Agent: qu rui
Abstract:
     A mixer circuit of a receiving system that must have a low noise characteristic for a low frequency, wherein a bypass current source (41) is connected, in parallel with an LO transistor (21), between an IF output terminal (33) and the drain terminal of an RF transistor (11), and a bypass current source (42) is connected, in parallel with an LO transistor (22), between an IF output terminal (34) and the drain terminal of the RF transistor (11), whereby the currents flowing through the LO transistors (21,22) can be reduced without reducing a bias current flowing through the RF transistor (11). In this way, a mixer circuit is provided in which flicker noise occurring from the LO transistors (21,22) can be reduced without reducing the mixer gain, the NF characteristic for a low frequency can be improved, and an excellent low frequency/noise characteristic can be achieved.
Time: 33
<- Previous Patent:Mixer arrangement   |  Next Patent:Wireless communication method and... ->