Title: Bias circuit
Application Number: 200610059130 Application Date: 2006.03.14
Publication Number: 1835396 Publication Date: 2006.09.20
Approval Pub. Date: Granted Pub. Date:
International Classifi-cation: H03F3/60,H01P1/00,H01P5/08
Applicant(s) Name: NTT Docomo Inc. Address:
Inventor(s) Name: Fukuda Atsushi, Okazaki Hiroshi
Attorney & Agent: shao yali li xiaoshu
Abstract:
     The present invention has for its object to provide a bias circuit capable of handling multiple frequency bands, which has a low number of parts and can be miniaturized. As a solving means therefor, the bias circuit of the present invention comprises: a first reactance means 2 and a second reactance means 5, one end each of which is connected to a bias point 210 to which an alternating current signal is supplied; a capacitive means 3 connecting the other end of first reactance means 2; and a direct-current circuit 4 supplying a direct-current bias signal to the connection point of first reactance means 2 and capacitive means 3. Then, the reactance values of first and second reactance means 2, 5 have been set so as to make the combined admittance, seen from the alternating current signal supply point toward the side of first reactance element 2 and second reactance element 5, zero.
Time: 12
<- Previous Patent:DC isolated phase inverter and a ...   |  Next Patent:Circuitry module ->